AP NEWS
This content is a press release from our partner Business Wire. The AP newsroom and editorial departments were not involved in its creation.
PRESS RELEASE from provider: Business Wire
This content is a press release from our partner Business Wire. The AP newsroom and editorial departments were not involved in its creation.

JEDEC Updates Standard for Low Power Memory Devices: LPDDR5

February 19, 2019

ARLINGTON, Va.--(BUSINESS WIRE)--Feb 19, 2019--JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of JESD209-5, Low Power Double Data Rate 5 (LPDDR5). LPDDR5 will eventually operate at an I/O rate of 6400 MT/s, 50% higher than that of the first version of LPDDR4, which will significantly boost memory speed and efficiency for a variety of applications including mobile computing devices such as smartphones, tablets, and ultra-thin notebooks. In addition, LPDDR5 offers new features designed for mission critical applications such as automotive. Developed by JEDEC’s JC-42.6 Subcommittee for Low Power Memories, LPDDR5 is available for download from the JEDEC website.

With the doubling of memory throughput over the previous version of the standard (LPDDR5 is being published with a data rate of 6400 MT/s, compared to 3200 MT/s for LPDDR4 at its publication in 2014), LPDDR5 promises to have an enormous impact on the performance and capabilities of the next generation of portable electronic devices. To achieve this performance improvement, LPDDR5 architecture was redesigned; moving to 16Banks programmable architecture and multi-clocking architecture.

LPDDR5 introduces two new command-based operations to improve system power consumption by reducing data transmission: Data-Copy and Write-X. The Data-Copy command instructs the LPDDR5 device to copy data transmitted on a single I/O pin to the other I/O pins, eliminating the need to transmit data to the other pins. The Write-X command instructs the device to write all-ones or all-zeros to a specific address, eliminating the need to send data from the SoC to the LPDDR5 device. Reducing data transmission with these new commands will help reduce overall system power consumption.

To address the need for data reliability in adjacent markets such as automotive, LPDDR5 introduces the support of Link Error Correcting Code (ECC) on the interface between the SoC and DRAM.

Key specification updates include:

About JEDEC

JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together in over 100 JEDEC committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org/.

View source version on businesswire.com:https://www.businesswire.com/news/home/20190219005759/en/

CONTACT: Emily Desjardins

703-907-7560

emilyd@jedec.org

KEYWORD: UNITED STATES NORTH AMERICA VIRGINIA

INDUSTRY KEYWORD: TECHNOLOGY CONSUMER ELECTRONICS ELECTRONIC DESIGN AUTOMATION HARDWARE SEMICONDUCTOR MOBILE/WIRELESS

SOURCE: JEDEC Solid State Technology Association

Copyright Business Wire 2019.

PUB: 02/19/2019 11:48 AM/DISC: 02/19/2019 11:48 AM

http://www.businesswire.com/news/home/20190219005759/en