2018 Analysis on the Samsung Exynos 9110 with ePLP - Complete Analysis of the SiP FO-PLP, Featuring Die Analyses, Processes and Package Cross-Sections - ResearchAndMarkets.com
DUBLIN--(BUSINESS WIRE)--Feb 26, 2019--The “Samsung Exynos 9110 with ePLP: Complete Analysis of First Generation of Samsung’s Fan-Out Panel Level Packaging (FO-PLP)” report has been added to ResearchAndMarkets.com’s offering.
This report includes a complete analysis of the SiP FO-PLP, featuring die analyses, processes and package cross-sections. It also includes a comparison with Nepes’ Redistributed Chip Packaging (RCP) technology applied in the NXP SCM-i.MX6Q, TSMC’s integrated Fan-Out (inFO) technology applied to the Apple A11 and Shinko’s Molded Core embedded Packaging (MCeP) technology applied to the Qualcomm Snapdragon 845.
Until 2018, Samsung integrated its Application Processor Engine (APE) in standard Package-on-Package (PoP) packaging. Starting this year, with the Exynos 9810 in the Samsung Galaxy S9, Samsung has brought a new packaging technology called iPoP - and following this new packaging integration, the company has also introduced a breakthrough technology using Fan-Out Panel Level Packaging (FO-PLP) in its latest smartwatch, the Samsung Galaxy Watch. Dealing with the dimensions and footprint constraints of the watch world, Samsung has managed to bring together an APE and a Power Management Integrated Circuit (PMIC) in the same package in System-in-Package (SiP)-PoP configuration.
This complete tiny solution is integrated on the main board of the Samsung Galaxy Watch. The module includes the Exynos 9110 application processor, and Samsung’s Power management system all in a single package smaller than 80 mm. This is the second multi-chip Fan-Out device we have found on the market, but the first for a consumer product, which could be a key milestone for Fan-Out SiP technology.
The system uses advanced panel-level packaging developed by Samsung-SEMCO. It has innovative interconnections, enabling a Package-on-Package (PoP) configuration with Samsung’s in-house DRAM memory chip. The interconnections are made with an embedded structure along with the PMIC and the APE in a molded substrate on four redistribution layers (RDL).
Dedicated to smart watch application, the module has to be extremely power-efficient with a low z-height and good thermal dissipation. Thanks to the ePLP technology applied to this SiP, Samsung could realize the smallest form factor, lowest power and highest performance solution on the market.
2. Samsung Company Profile
3. Samsung Galaxy Watch Teardown
4. Physical Analysis
- Physical Analysis Methodology
- FO-PLP SiP Packaging analysis
- Package view and dimensions
- Package x-ray view
- Package opening: RDL, line/space width
- Package cross-section: RDL, bumps, Fan-Out substrate
- Physical Analysis Comparison
- SiP vs discrete
- TSMC’s inFO
- NEPES’ RCP SiP
- Die Analysis: APE, PMIC
- Die view and dimensions
- Die cross-section
- Die process
5. Manufacturing Process Flow
- Die Fabrication Unit: APE, PMIC
- Packaging Fabrication Unit
- FO-PLP SiP Package Process Flow
6. Cost Analysis
- Overview of the Cost Analysis
- Supply Chain Description
- Yield Hypotheses
- Die Cost Analyses: APE, PMIC
- Front-end cost
- Wafers and dies costs
- FO-PLP SiP Package Cost Analysis
- FO-PLP SiP panel cost
- FO-PLP SiP cost by process step
- Final Test Cost
- Component Cost
7. Estimated Price Analysis
For more information about this report visit https://www.researchandmarkets.com/research/s7gch4/2018_analysis_on?w=4
View source version on businesswire.com:https://www.businesswire.com/news/home/20190226005537/en/
Laura Wood, Senior Press Manager
For E.S.T Office Hours Call 1-917-300-0470
For U.S./CAN Toll Free Call 1-800-526-8630
For GMT Office Hours Call +353-1-416-8900
INDUSTRY KEYWORD: PROFESSIONAL SERVICES CONSULTING
SOURCE: Research and Markets
Copyright Business Wire 2019.
PUB: 02/26/2019 05:42 AM/DISC: 02/26/2019 05:42 AM